

Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8





Figure 9


# **Development Process For LVVR**



### PROCESS 1



# **Manufacture Process For LVVR**



## **PROCESS 2**





## TABLE 1

<u>IABLE I</u> Pior Sotum D9 10 1000	
	BIOS FEATURES B8-19-1999 COMMENTS
1	BIOS FEATURES CONTINUES
$\vdash$	
<u> </u>	boot virus disabled
<u> </u>	CPU level one cash enable
<b> </b>	CPU level to cash enable
<u> </u>	CPU level to cash ECC enabled
<u> </u>	BIOS update enabled
	turbo mode disabled
	quick power on self test enabled
	boot floppy disabled
	who sequence = 8, C
	IDE first
	Floppy access control read/write
	IDE HDD block mode sectors disabled
	smart disabled
	PS/2 auto
	OS/2 on-board memory disabled
	PCI/VGA palettes snoop disabled
	video ROM shadow
	Boot of number lock off
	Defaults on the rest
	CHIP SET FEATURES
	SDRAM by SPD
	SDRAM MA wait state = normal
	snoop ahead: enabled
	host bus fast data recovery: disabled
	16-bit I/O rec time: 4 bus clock
<del> </del>	8-bit I/0 rec time: 8 bus clock
<del> </del>	graphics aperture size: 64 MB
<b>-</b>	video memory cache mode: UC
	memory hole at 15 m 16 m: disabled
-	on-board floppy: enabled
<u> </u>	on-board floppy drive swap: disabled
$\vdash$	on-board serial 1:3F8/IRQ 4
$\vdash$	on-board serial 2:2F8/IRQ3
$\vdash$	
-	on-board parallel: 378/IRQ 7  ECP DMA: disabled
<u> </u>	
	UART infrared: disabled